

CMOS - INVERTER.

Date: / /

Page: _____

It consists of p-mos and n-mos FET. The input A_{20} serve as the gate voltage for both transistors. The inverting circuit is shown below.




Fig. 8. CMOS - INVERTER.

The nmos transistor has an input from V_{SS} (ground) and pmos transistor has an input from V_{DD} . The terminal Y is output terminal.

Operation:

↳ When a high voltage (V_{DD}) is given at the input terminal (A) of the inverter, the pmos becomes open and nmos becomes closed so, the output will be ~~low~~ zero. (logic 0).

↳ When a low-voltage (0V) is applied to the gate of the inverter, the nmos is turned OFF and pmos turned ON. So the output of the inverter is pulled to V_{DD} i.e logic 1.



Input A	Output y
0	1
1	0